

Script generated by TTT

Title: Petter: Compilerbau (04.07.2016)

Date: Mon Jul 04 14:33:06 CEST 2016

Duration: 88:02 min

Pages: 42

Generating Code: Overview

We inductively generate instructions from the AST:

- there is a rule stating how to generate code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

In order to specify the code generation, we require

- a semantics of the language we are compiling (here: C standard)
- a semantics of the machine instructions

Generating Code: Overview

We inductively generate instructions from the AST:

- there is a rule stating how to generate code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

Generating Code: Overview

We inductively generate instructions from the AST:

- there is a rule stating how to generate code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

In order to specify the code generation, we require

- a semantics of the language we are compiling (here: C standard)
 - a semantics of the machine instructions
- ~> we commence by specifying machine instruction semantics

Chapter 1: The Register C-Machine

238 / 284

The Register C-Machine (R-CMa)

We generate Code for the Register C-Machine.
The Register C-Machine is a virtual machine (VM).

VAM

there exists no processor that can execute its instructions

... but we can build an interpreter for it

we provide a visualization environment for the R-CMa

the R-CMa has no **double**, **float**, **char**, **short** or **long** types

the R-CMa has no instructions to communicate with the operating system

the R-CMa has an unlimited supply of registers

239 / 284

The Register C-Machine (R-CMa)

We generate Code for the Register C-Machine.

The Register C-Machine is a virtual machine (VM).

there exists no processor that can execute its instructions

... but we can build an interpreter for it

we provide a visualization environment for the R-CMa

the R-CMa has no **double**, **float**, **char**, **short** or **long** types

the R-CMa has no instructions to communicate with the operating system

the R-CMa has an unlimited supply of registers

The R-CMa is more realistic than it may seem:

the mentioned restrictions can easily be lifted

the *Dalvik VM* or the *LLVM* are similar to the R-CMa

an interpreter of R-CMa can run on any platform

239 / 284

Virtual Machines

A virtual machine has the following ingredients:

any virtual machine provides a set of instructions

instructions are executed on virtual hardware

the virtual hardware is a collection of data structures that is accessed and modified by the VM instructions


... and also by other components of the run-time system, namely functions that go beyond the instruction semantics

the interpreter is part of the run-time system

240 / 284

Components of a Virtual Machine

Consider **Java** as an example:




A virtual machine such as the **Dalvik VM** has the following structure:

- S:** the data store – a memory region in which cells can be stored in LIFO order \rightsquigarrow **stack**.
- SP:** ($\hat{=}$ **stack pointer**) pointer to the last used cell in **S** beyond **S** follows the memory containing the heap

Components of a Virtual Machine

Consider **Java** as an example:



A virtual machine such as the **Dalvik VM** has the following structure:

- S:** the data store – a memory region in which cells can be stored in LIFO order \rightsquigarrow **stack**.
- SP:** ($\hat{=}$ **stack pointer**) pointer to the last used cell in **S** beyond **S** follows the memory containing the heap
- C:** the memory storing **code**
 - each cell of **C** holds exactly one virtual instruction
 - C** can only be **read**
- PC:** ($\hat{=}$ **program counter**) address of the instruction that is to be executed next
 - PC** contains 0 initially

Executing a Program

the machine loads an instruction from **C[PC]** into the **instruction register IR** in order to execute it

before evaluating the instruction, the **PC** is incremented by one

```

while (true) {
    IR = C[PC]; PC++;
    execute (IR);
}
    
```

note: the **PC** must be incremented **before** the execution, since an instruction may modify the **PC**

the loop is exited by evaluating a **halt** instruction that returns directly to the operating system

Code Synthesis

Chapter 2:

Generating Code for the Register C-Machine

Simple Expressions and Assignments in R-CMa

Task: evaluate the expression $(1 + 7) * 3$
that is, generate an instruction sequence that
computes the value of the expression and
keeps its value accessible in a reproducible way

244 / 284

Simple Expressions and Assignments in R-CMa

Task: evaluate the expression $(1 + 7) * 3$
that is, generate an instruction sequence that
computes the value of the expression and
keeps its value accessible in a reproducible way

Idea:

first compute the value of the sub-expressions
store the intermediate result in a temporary register
apply the operator
loop


244 / 284

Principles of the R-CMa

The **R-CMa** is composed of a stack, heap and a code segment, just like the **JVM**; it additionally has register sets:

local registers are $R_1, R_2, \dots, R_i, \dots$

global registers are $R_0, R_{-1}, \dots, R_j, \dots$



245 / 284

The Register Sets of the R-CMa

The two register sets have the following purpose:

the *local* registers R_i

- save temporary results
- store the contents of local variables of a function
- can efficiently be stored and restored from the stack

246 / 284

The Register Sets of the R-CMa

The two register sets have the following purpose:

the *local* registers R_i

- save temporary results
- store the contents of local variables of a function
- can efficiently be stored and restored from the stack

the *global* registers R_i

- save the parameters of a function
- store the result of a function

246/284

The Register Sets of the R-CMa

The two register sets have the following purpose:

the *local* registers R_i

- save temporary results
- store the contents of local variables of a function
- can efficiently be stored and restored from the stack

the *global* registers R_i

- save the parameters of a function
- store the result of a function

Note:

for now, we only use registers to store temporary computations

246/284

The Register Sets of the R-CMa

The two register sets have the following purpose:

the *local* registers R_i

- save temporary results
- store the contents of local variables of a function
- can efficiently be stored and restored from the stack

the *global* registers R_i

- save the parameters of a function
- store the result of a function

Note:

for now, we only use registers to store temporary computations

Idea for the translation: use a register counter i :

registers R_j with $j < i$ are *in use*

registers R_j with $j \geq i$ are *available*

246/284

Translation of Simple Expressions

Using variables stored in registers; loading constants:

instruction	semantics	intuition
<code>loadc R_i c</code>	$R_i = c$	load constant
<code>move R_i R_j</code>	$R_i = R_j$	copy R_j to R_i

instr dst src₁ ... src_n

247/284

Translation of Simple Expressions

Using variables stored in registers; loading constants:

instruction	semantics	intuition
loadc R_i c	$R_i = c$	load constant
move R_i R_j	$R_i = R_j$	copy R_j to R_i

We define the following translation schema (with ρ $x = a$):

$$\begin{aligned} \text{code}_R^i c \rho &= \text{loadc } R_i c \\ \text{code}_R^i x \rho &= \text{move } R_i R_a \\ \text{code}_R^i x = e \rho &= \text{code}_R^i e \rho \\ &\quad \text{move } R_a R_i \end{aligned}$$

247/284

Translation of Expressions

Let $\text{op} = \{\text{add}, \text{sub}, \text{div}, \text{mul}, \text{mod}, \text{le}, \text{gr}, \text{eq}, \text{leq}, \text{geq}, \text{and}, \text{or}\}$.
The R-CMa provides an instruction for each operator op .

$$\text{op } R_i R_j R_k$$

where R_i is the target register, R_j the first and R_k the second argument.

Correspondingly, we generate code as follows:

$$\text{code}_R^i e_1 \text{ op } e_2 \rho = \begin{aligned} &\text{code}_R^i e_1 \rho \\ &\text{code}_R^{i+1} e_2 \rho \\ &\text{op } R_i R_i R_{i+1} \end{aligned}$$

248/284

Translation of Expressions

Let $\text{op} = \{\text{add}, \text{sub}, \text{div}, \text{mul}, \text{mod}, \text{le}, \text{gr}, \text{eq}, \text{leq}, \text{geq}, \text{and}, \text{or}\}$.
The R-CMa provides an instruction for each operator op .

$$\text{op } R_i R_j R_k$$

where R_i is the target register, R_j the first and R_k the second argument.

Correspondingly, we generate code as follows:

$$\text{code}_R^i e_1 \text{ op } e_2 \rho = \begin{aligned} &\text{code}_R^i e_1 \rho \\ &\text{code}_R^{i+1} e_2 \rho \\ &\text{op } R_i R_i R_{i+1} \end{aligned}$$

Example: Translate $3 * 4$ with $i = 4$:

$$\text{code}_R^4 3 * 4 \rho = \begin{aligned} &\text{code}_R^4 3 \rho \\ &\text{code}_R^5 4 \rho \\ &\text{mul } R_4 R_4 R_5 \end{aligned}$$

248/284

Translation of Expressions

Let $\text{op} = \{\text{add}, \text{sub}, \text{div}, \text{mul}, \text{mod}, \text{le}, \text{gr}, \text{eq}, \text{leq}, \text{geq}, \text{and}, \text{or}\}$.
The R-CMa provides an instruction for each operator op .

$$\text{op } R_i R_j R_k$$

where R_i is the target register, R_j the first and R_k the second argument.

Correspondingly, we generate code as follows:

$$\text{code}_R^i e_1 \text{ op } e_2 \rho = \begin{aligned} &\text{code}_R^i e_1 \rho \\ &\text{code}_R^{i+1} e_2 \rho \\ &\text{op } R_i R_i R_{i+1} \end{aligned}$$

Example: Translate $3 * 4$ with $i = 4$:

$$\text{code}_R^4 3 * 4 \rho = \begin{aligned} &\text{loadc } R_4 3 \\ &\text{loadc } R_5 4 \\ &\text{mul } R_4 R_4 R_5 \end{aligned}$$

248/284

Managing Temporary Registers

Observe that temporary registers are re-used: translate $3 * 4 + 3 * 4$ with $t = 4$:

$$\text{code}_R^4 \ 3 * 4 + 3 * 4 \ \rho = \begin{array}{l} \text{code}_R^4 \ 3 * 4 \ \rho \\ \text{code}_R^4 \ 3 * 4 \ \rho \\ \text{add } R_4 \ R_4 \ R_5 \end{array}$$

where

$$\text{code}_R^i \ 3 * 4 \ \rho = \begin{array}{l} \text{loadc } R_i \ 3 \\ \text{loadc } R_{i+1} \ 4 \\ \text{mul } R_i \ R_i \ R_{i+1} \end{array}$$

we obtain

$$\text{code}_R^4 \ 3 * 4 + 3 * 4 \ \rho =$$

249/284

Managing Temporary Registers

Observe that temporary registers are re-used: translate $3 * 4 + 3 * 4$ with $t = 4$:

$$\text{code}_R^4 \ 3 * 4 + 3 * 4 \ \rho = \begin{array}{l} \text{code}_R^4 \ 3 * 4 \ \rho \\ \text{code}_R^5 \ 3 * 4 \ \rho \\ \text{add } R_4 \ R_4 \ R_5 \end{array}$$

where

$$\text{code}_R^i \ 3 * 4 \ \rho = \begin{array}{l} \text{loadc } R_i \ 3 \\ \text{loadc } R_{i+1} \ 4 \\ \text{mul } R_i \ R_i \ R_{i+1} \end{array}$$

we obtain

$$\text{code}_R^4 \ 3 * 4 + 3 * 4 \ \rho = \begin{array}{l} \text{loadc } R_4 \ 3 \\ \text{loadc } R_5 \ 4 \\ \text{mul } R_4 \ R_4 \ R_5 \\ \text{loadc } R_5 \ 3 \\ \text{loadc } R_6 \ 4 \\ \text{mul } R_5 \ R_5 \ R_6 \\ \text{add } R_4 \ R_5 \ R_6 \end{array}$$

249/284

Semantics of Operators

The operators have the following semantics:

add $R_i \ R_j \ R_k$	$R_i = R_j + R_k$
sub $R_i \ R_j \ R_k$	$R_i = R_j - R_k$
div $R_i \ R_j \ R_k$	$R_i = R_j / R_k$
mul $R_i \ R_j \ R_k$	$R_i = R_j * R_k$
mod $R_i \ R_j \ R_k$	$R_i = \text{signum}(R_k) \cdot k$ with $ R_j = n \cdot R_k + k \wedge n \geq 0, 0 \leq k < R_k $
le $R_i \ R_j \ R_k$	$R_i = \text{if } R_j < R_k \text{ then } 1 \text{ else } 0$
gr $R_i \ R_j \ R_k$	$R_i = \text{if } R_j > R_k \text{ then } 1 \text{ else } 0$
eq $R_i \ R_j \ R_k$	$R_i = \text{if } R_j = R_k \text{ then } 1 \text{ else } 0$
leq $R_i \ R_j \ R_k$	$R_i = \text{if } R_j \leq R_k \text{ then } 1 \text{ else } 0$
geq $R_i \ R_j \ R_k$	$R_i = \text{if } R_j \geq R_k \text{ then } 1 \text{ else } 0$
and $R_i \ R_j \ R_k$	$R_i = R_j \ \& \ R_k$ // bit-wise and
or $R_i \ R_j \ R_k$	$R_i = R_j \ \ R_k$ // bit-wise or

250/284

Translation of Unary Operators

Unary operators $\text{op} = \{\text{neg}, \text{not}\}$ take only two registers:

$$\text{code}_R^i \ \text{op } e \ \rho = \begin{array}{l} \text{code}_R^i \ e \ \rho \\ \text{op } R_i \ R_i \end{array}$$

251/284

Translation of Unary Operators

Unary operators $op = \{neg, not\}$ take only two registers:

$$code_{R_i}^i op e \rho = code_{R_i}^i e \rho$$

$$op R_i R_i$$

Note: We use the same register.

Example: Translate -4 into R_5 :

$$code_{R_5}^5 -4 \rho = code_{R_5}^5 4 \rho$$

$$neg R_5 R_5$$

251/284

Translation of Unary Operators

Unary operators $op = \{neg, not\}$ take only two registers:

$$code_{R_i}^i op e \rho = code_{R_i}^i e \rho$$

$$op R_i R_i$$

Note: We use the same register.

Example: Translate -4 into R_5 :

$$code_{R_5}^5 -4 \rho = loadc R_5 4$$

$$neg R_5 R_5$$

The operators have the following semantics:

$$not R_i R_j \quad R_i \leftarrow \text{if } R_j = 0 \text{ then } 1 \text{ else } 0$$

$$neg R_i R_j \quad R_i \leftarrow -R_j$$

251/284

Applying Translation Schema for Expressions

Suppose the following function is given:

```
void f(void) {
  int x, y, z;
  x = y+z*3;
}
```

Let $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$ be the address environment.

Let R_4 be the first free register, that is, $i = 4$.

$$code_{R_4}^4 x=y+z*3 \rho = code_{R_4}^4 y+z*3 \rho$$

$$move R_1 R_4$$

252/284

Applying Translation Schema for Expressions

Suppose the following function is given:

```
void f(void) {
  int x, y, z;
  x = y+z*3;
}
```

Let $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$ be the address environment.

Let R_4 be the first free register, that is, $i = 4$.

$$code_{R_4}^4 x=y+z*3 \rho = code_{R_4}^4 y+z*3 \rho$$

$$move R_1 R_4$$

$$code_{R_4}^4 y+z*3 \rho = move R_4 R_2$$

$$code_{R_4}^5 z*3 \rho$$

$$add R_4 R_4 R_5$$

252/284

Applying Translation Schema for Expressions

Suppose the following function is given:

```
void f(void) {
    int x, y, z;
    x = y+z*3;
}
```

Let $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$ be the address environment.

Let R_4 be the first free register, that is, $i = 4$.

$$\begin{aligned} \text{code}^4_{x=y+z*3} \rho &= \text{code}^4_{y+z*3} \rho \\ &\quad \text{move } R_1 \ R_4 \\ \text{code}^4_{y+z*3} \rho &= \text{move } R_4 \ R_2 \\ &\quad \text{code}^5_{z*3} \rho \\ &\quad \text{add } R_4 \ R_4 \ R_5 \\ \text{code}^5_{z*3} \rho &= \text{move } R_5 \ R_3 \\ &\quad \text{code}^6_3 \rho \\ &\quad \text{mul } R_5 \ R_5 \ R_6 \end{aligned}$$

252/284

Applying Translation Schema for Expressions

Suppose the following function is given:

```
void f(void) {
    int x, y, z;
    x = y+z*3;
}
```

Let $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$ be the address environment.

Let R_4 be the first free register, that is, $i = 4$.

$$\begin{aligned} \text{code}^4_{x=y+z*3} \rho &= \text{code}^4_{y+z*3} \rho \\ &\quad \text{move } R_1 \ R_4 \\ \text{code}^4_{y+z*3} \rho &= \text{move } R_4 \ R_2 \\ &\quad \text{code}^5_{z*3} \rho \\ &\quad \text{add } R_4 \ R_4 \ R_5 \\ \text{code}^5_{z*3} \rho &= \text{move } R_5 \ R_3 \\ &\quad \text{code}^6_3 \rho \\ &\quad \text{mul } R_5 \ R_5 \ R_6 \\ \text{code}^6_3 \rho &= \text{loadc } R_6 \ 3 \end{aligned}$$

252/284

Applying Translation Schema for Expressions

Suppose the following function is given:

```
void f(void) {
    int x, y, z;
    x = y+z*3;
}
```

Let $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$ be the address environment.

Let R_4 be the first free register, that is, $i = 4$.

$$\begin{aligned} \text{code}^4_{x=y+z*3} \rho &= \text{code}^4_{y+z*3} \rho \\ &\quad \text{move } R_1 \ R_4 \\ \text{code}^4_{y+z*3} \rho &= \text{move } R_4 \ R_2 \\ &\quad \text{code}^5_{z*3} \rho \\ &\quad \text{add } R_4 \ R_4 \ R_5 \\ \text{code}^5_{z*3} \rho &= \text{move } R_5 \ R_3 \\ &\quad \text{code}^6_3 \rho \\ &\quad \text{mul } R_5 \ R_5 \ R_6 \\ \text{code}^6_3 \rho &= \text{loadc } R_6 \ 3 \end{aligned}$$

→ the assignment $x=y+z*3$ is translated as

$\text{move } R_4 \ R_2; \text{move } R_5 \ R_3; \text{loadc } R_6 \ 3; \text{mul } R_5 \ R_5 \ R_6; \text{add } R_4 \ R_4 \ R_5; \text{move } R_1 \ R_4$

252/284

Code Synthesis

Chapter 3:

Statements and Control Structures

253/284

About Statements and Expressions

General idea for translation:

$code^i s \rho$: generate code for statement s

$code_R^i e \rho$: generate code for expression e into R_i

Throughout: $i, i+1, \dots$ are free (unused) registers

254/284

About Statements and Expressions

General idea for translation:

$code^i s \rho$: generate code for statement s

$code_R^i e \rho$: generate code for expression e into R_i

Throughout: $i, i+1, \dots$ are free (unused) registers

For an **expression** $x = e$ with $\rho x = a$ we defined:

$$code_R^i x = e \rho = code_R^i e \rho$$

move $R_a R_i$

However, $x = e;$ is also an **expression statement**:

254/284

About Statements and Expressions

General idea for translation:

$code^i s \rho$: generate code for statement s

$code_R^i e \rho$: generate code for expression e into R_i

Throughout: $i, i+1, \dots$ are free (unused) registers

For an **expression** $x = e$ with $\rho x = a$ we defined:

$$code_R^i x = e \rho = code_R^i e \rho$$

move $R_a R_i$

However, $x = e;$ is also an **expression statement**:

Define:

$$code^i e_1 = e_2; \rho = code_R^i e_1 = e_2 \rho$$

The temporary register R_i is ignored here. More general:

$$code^i e; \rho = code_R^i e \rho$$

254/284

Translation of Statement Sequences

The code for a sequence of statements is the concatenation of the instructions for each statement in that sequence:

$$code^i (s \ ss) \rho = code^i s \rho$$


$$code^i \varepsilon \rho = \text{ // empty sequence of instructions }$$

Note here: s is a statement, ss is a sequence of statements

255/284


Jumps

In order to diverge from the linear sequence of execution, we need *jumps*:



Conditional Jumps

A conditional jump branches depending on the value in R_i :



Simple Conditional

We first consider $s \equiv \text{if } (c) \{ss\}$...and present a translation without basic blocks.

Idea:

- emit the code of c and ss in sequence
- insert a jump instruction in-between, so that correct control flow is ensured

